In this paper, a novel and simple one-port de-embedding technique has been applied to through-silicon-via (TSV) characterization and modeling. This method utilized pad, via, and line structures to extract the equivalent circuit model of TSV. The main advantage of this deembedding method is that it can reduce the chip area to fabricate test element groups (TEGs) for measurements while keeping S-parameter measurement accuracies. We also analyzed the electrical characteristics of substrate coupling and TSV equivalent impedance. Our results shows good agreements between measurement data and the equivalent circuit model up to 20 GHz.
Introduction
To keep up with Moore's law, conventional CMOS scaling is facing increasing and risky capital investments. Therefore, industries have started to develop a relatively economical and simple solution that is through-silicon via (TSV) technology. 3D-IC packaging based on TSV is a promising technology that can overcome the challenges of Moore's law by directly using through-silicon substrates to connect the topside metal with the backside metal via through-wafer interconnects. The TSV technique has been utilized with CMOS sensors, microelectromechanical systems, and memory application. Furthermore, TSV has also been successfully implemented in 28 nm CMOS technology [1] . However, there are still many challenges for 3D-IC packages [2] , difficulties related to mass production, and manufacturing reliability issues [3] . Therefore, the TSV silicon interposer (2.5D-IC), which is a low-cost, simple, and preliminary solution, has been developed and realized. This 2.5D-IC technology can integrate various function chips with different processes into stacked chip packages [4] . TSV takes advantage of vertical interconnects and die stacks to shorten the interconnect length. This efficient method can reduce signal loss and parasitic effects, and can increase the transmission speed to meet the increasing demands for smaller size, lower signal propagation delay, lower power consumption, and high frequency performance [5] . Consequently, analog and RF circuits are expected to adapt this technique Manuscript in the near future. Therefore, it is necessary to accurately analyze and model the TSV RF behavior. Previous papers have focused on a TSV RF model over the past years. The inter-TSV coupling model was proposed in [6] . The TSV impedance also has been extracted in [7] . The RF analytical modeling of TSV and RF lines with different lengths on the back-side has also been demonstrated [8] . In this paper, we propose a novel and simple de-embedding technique to model the TSV behavior using one-port layout testkeys. In contrast to conventional two-port technique, this method can preclude the effects of direct coupling and insertion loss between two opposing ports. Therefore, we can improve the measurement accuracy to enhance the modeling accuracy.
As shown in Fig. 1 , these testkeys require at least two TSV (a) pad and (b) via structures with different pitch lengths to extract model parameters of substrate coupling effects. Here, the filled pillars of TSV via structures with copper are placed below a probing pad to mitigate the vertical substrate coupling. Similarly, we also need a couple of TSV (c) line structures with the same line width, but with varying line numbers.
Experiments
TSV testkeys were fabricated using the via-middle approach in a 1P7M 28 nm CMOS process with backside metal adhesion. An interface SiN layer was used to isolate the backside metal and substrate. We used Cascade Microtech's groundCopyright c 2013 The Institute of Electronics, Information and Communication Engineers signal-ground Infinity probes with 50-, 75-, and 100-μm pitch lengths to probe the contact pad on the backside metal. One-port S-parameter measurements were performed for the frequency range 100 MHz to 20 GHz using an HP8510C network analyzer, and we used the short-open-load calibration procedure with a ceramic impedance standard substrate. Figure 2 shows cross-sectional views of the proposed TSV de-embedding testkeys. Figure 2 (a) illustrates the equivalent circuit model of TSV pad structures. where Co represents the insulator capacitance between the backside metal and the silicon substrate the via SiN layer. Here, the top- most layer is the backside metal used for probing. Because the coupling effect of the silicon substrate is frequency dependent [9] , the Rs and Cs-Rss branches are connected in parallel in order to model this characteristic. Figure 2(b) shows the equivalent circuit model of a TSV via structure, accounting for the substrate coupling effect between the signal and ground pads. In this case, Cox depicts the insulating capacitance composed of circular silicon dioxide between the TSV and substrate. The TSV is encircled by this insulating dielectric layer to provide DC isolation between the TSV and silicon substrate. The dielectric layer also results in the substrate model of via structures being different from the pad structure; hence, we use the new elements, denoted as Rsi, Csi, and Rssi, to model the silicon substrate coupling. Figure 2(c) shows the equivalent circuit of the TSV line structure model. These TSV pillars are filled with copper metal, and its model is similar to a metal line. L TSV represents the effective inductance, R TSV specifies the effective resistance, and Lp and Rp are used to model the skin effect. In addition, L L and R L are used to model the equivalent impedance of the frontside metal lines.
Model Description

Model Extraction
We start to extract the TSV pad structures at first. Because the TSV pad structures are bilateral symmetrical, the electrical impedance of TSV pad structures, denoted Z pad , can be written as
Where ω represent the angular frequency and symbol // indicate a parallel connection. At low frequencies, the impedance of Rs is so small compared with Rss-Cs branch that it can be neglected. Therefore, we can also extract the initial value of Rs and Co as follows:
At high frequencies where the current flows mostly through the branch of Rss-Cs relative to Rs, Therefore, we can calculate total capacitance in sereis at high frequencyies as follows:
Then, we can obtain the Cs by using the Eq. (4) and the extracted Co from Eq. (3). In addition, Rss is mainly used for fitting the slope of S 11 from 5 GHz to 20 GHz. Figure 3 shows the (−ωIm(2Z pad )) −1 as function of frequency. The extraction results are listed in Table 1 . As the pitch lengths increase, Rss and Rs are seen to increase linearly while Cs decreases inversely. In addition, Co is independent of the different pitch lengths. This means that the model of TSV via structures are scalable. Figure 4 compares the measured (symbols) and simulated (lines) reflection S 11 of TSV pad structures to estimate for the impact of substrate noise coupling, which is an important issue in RF/Mixed-signal IC. The noise of digital circuits injected through the substrate will degrade the performances of sensitive RF circuits. The higher S 11 , the less signals run through the substrate to ground pad, has better noise isolation. Therefore, this physical based, scalable TSV pad model can be used to predict the influence of substrate noise coupling with different pitch lengths and pad size for RF circuit designers.
Because the TSV pad and via structures are similar, we can extract the model parameters of TSV via structures as well as pad structures. Figure 5 and Fig. 6 show the (−ωIm(2Z via )) −1 and reflection S 11 of TSV via structures as function of frequency. Where Z via represents the electrical impedance of TSV via structures. The extraction results are listed in Table 2 . Because TSV via structures have extra cu pillar, the effective substrate lengths are shorter than TSV pad structures. This explains why TSV pad structures have lower substrate resistances and higher substrate capatances.
To extract the model parameters, TSV line structures are de-embedded from the substrate coupling effect using 
Thus,
Therefore, the impedance of a single TSV pillar
can be expressed as
In the frequency range of roughly 5 GHz to 20 GHz, the electrical impedance of R TSV is so small compared with RpLp branch that it can be neglected, Eq. (8) can be rewritten as
We can extract L TSV and R TSV at high frequencies as follows:
To prevent the contact resistance effect on parameter extraction, Cascade Microtech's Infinity probes that have low contact resistance (typically < 0.05 Ω) and automatic measurement technique [10] were employed in this study. The extraction results for the TSV line structures are summarized in Table 3 . R TSV and L TSV are about 0.11 Ω and 30.7 pH, respectively. Figure 8 shows the measured and simulated Re(Z TSV ) and Im(Z TSV )/ω as a function of frequency. As was expected, Re(Z TSV ) and Im(Z TSV )/ω remain constant beyond 4 GHz. At low frequencies from 0.1 GHz to 4 GHz, the effective R TSV increases and effective L TSV decreases with increasing frequency are mainly due to skin effect. Rp and Lp have been used to successfully model the contributions of the skin effect. Furthermore, It's noted that the effective R TSV starts decreasing with increasing frequency when the frequencies go beyond the bounds of applicability range of equivalent circuits. The limitations of TSV model range are caused by the effect of distributed R TSV , L TSV , Cox and Cssi.
Conclusions
This paper presents the one-port de-embedding technique for TSV characterization and modeling. We analyzed the coupling effects between TSVs and extracted the substrate coupling parameters using the TSV via structures with different pitch lengths. Then, the TSV line structures with single and double line numbers were used to extract the transfer impedance of TSV. The agreements between the measurement and simulation results show that this proposed approach is dependable and accurate up to 20 GHz.
